[問題]mix-signal design layout 驗證
各位大大們
小弟最近在跑混合訊號設計的後段設計
遇到了問題
我將數位電路的部分利用ICC產生GDS也驗證LVS過了
但是為了將數位類比兩邊的layout畫在一起
把GDS Import到virtuoso後
對類比layout拉線也拉完了
一起跑lvs時卻發現數位電路cell-base部分都沒辦法找到instances
想請教各位經驗豐富的前輩們該如何解決
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 118.169.239.131
推
04/18 23:18, , 1F
04/18 23:18, 1F
→
04/18 23:19, , 2F
04/18 23:19, 2F
→
04/18 23:19, , 3F
04/18 23:19, 3F
→
04/18 23:20, , 4F
04/18 23:20, 4F
推
04/18 23:24, , 5F
04/18 23:24, 5F
→
04/18 23:31, , 6F
04/18 23:31, 6F
推
04/19 00:05, , 7F
04/19 00:05, 7F
→
04/19 00:06, , 8F
04/19 00:06, 8F
→
04/19 00:07, , 9F
04/19 00:07, 9F
推
04/19 01:49, , 10F
04/19 01:49, 10F
→
08/13 19:38, , 11F
08/13 19:38, 11F
→
09/17 23:31, , 12F
09/17 23:31, 12F
討論串 (同標題文章)