[情報] 英特爾大連招研發工程師
Intel is Hiring Technology Development Engineer in Dalian, China
We are looking for engineers at ALL levels that are excited to be part of one
of Intel's fast growing business unit, NSG Non-Volatile Memory Solutions Group
. Leveraging success of 3D NAND high volume manufacturing facility, we are ram
ping up Dalian Technology Development (TD) organization. Join us and help us c
reate the next generation memory technology that serves world’s explosive gro
wth of data storage needs and challenges.
We have several positions in process and process integration areas:
Position 1- Intel Technology Development Process Engineer
This job requisition is look for multiple candidates for the positions of Proc
ess Engineer, with work location in Dalian, China, reporting to TD Module Engi
neering Managers. The selected candidates will be responsible for activities
covering process, equipment, materials, and operations in their respective are
as of expertise, such as CVD/PVD/CMP/Diffusion/Implant/Metro/Lithography/Wet E
tch/Dry Etch.
Examples of scope of work include silicon process improvement and product enha
ncement, equipment capability evaluation and expansion, and wafer cost reducti
on.
Candidates must have demonstrated a track record of excellence in creative pro
blem solving, equipment capability enabling, or manufacturing process optimiza
tion in a relevant engineering organization.
Responsibilities include:
‧ Perform feasibility study and provide module level process solutions
to meet desired device specification and process improvement requirements
‧ Lead new process experimentation, implementation and high volume manu
facturing readiness in the area of expertise
‧ Define, select and qualify the equipment platforms to meet quality an
d output needs of new processes for high volume manufacturing ramp.
Position 2- Intel Technology Development Yield and Integration Engineer
This job requisition is look for multiple candidates for the positions of Yiel
d Engineer, FA Engineer, Defect Reduction Engineer, Integration Engineer, Devi
ce Engineer, Quality and Relibility Engineer, and Test Engineer, reporting to
TD Integration or Device Engineering Managers.
Examples of scope of work include silicon process improvement and product enha
ncement, device capability evaluation and expansion, and wafer cost reduction.
Candidates must have demonstrated a track record of excellence in creative pro
blem solving, device or test capability enabling, or manufacturing process opt
imization in a relevant engineering organization.
Responsibilities include:
‧ Perform feasibility study and provide integrated process solutions to
meet desired device specification and process improvement requirements
‧ Lead new device experimentation, implementation and high volume manuf
acturing readiness in the area of expertise
‧ Define, explore and qualify new integrated process solutions to meet
quality and output needs of new processes for high volume manufacturing ramp.
Qualifications
-- PhD in a science or engineering field and with graduation date in 2018 or e
arly 2019
-- Direct experience in semiconductor research/fabrication environment is high
ly desired
-- Demonstrated technical leadership and a track record of problem solving wit
h creativity and out-of-box thinking
-- Strong expertise of process characterization, qualification and troubleshoo
ting is required;
Other Qualifications
--Motivated self-starter, with strong ability to work independently as well as
in a team environment;
--Strong verbal and written communication skills in English;
--Think and operate independently, while simultaneously focusing on many diver
se priorities.
--Flexibility and maturity in facing uncertainties and changing priorities/res
ponsibilities
--Commit to aggressive goals and win with a can-do attitude
--Act with velocity and a strong sense of urgency
--Respect cultural diversity and sensitivity
--Agility in learning, improving, and innovating
How to apply: pls send your resume to yu-cheng.lee@intel.com , feel free to co
ntact this email if you have any question.
Learn more about Intel DMTM
https://jobs.intel.com/page/show/nsg-dalian-fab-chinese
--
※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 60.249.94.200
※ 文章網址: https://www.ptt.cc/bbs/Tech_Job/M.1535427950.A.A60.html
→
08/28 11:53,
5年前
, 1F
08/28 11:53, 1F
推
08/28 12:03,
5年前
, 2F
08/28 12:03, 2F
→
08/28 12:03,
5年前
, 3F
08/28 12:03, 3F
噓
08/28 12:10,
5年前
, 4F
08/28 12:10, 4F
→
08/28 12:31,
5年前
, 5F
08/28 12:31, 5F
噓
08/28 12:33,
5年前
, 6F
08/28 12:33, 6F
推
08/28 12:52,
5年前
, 7F
08/28 12:52, 7F
→
08/28 12:52,
5年前
, 8F
08/28 12:52, 8F
→
08/28 13:00,
5年前
, 9F
08/28 13:00, 9F
推
08/28 13:02,
5年前
, 10F
08/28 13:02, 10F
推
08/28 13:24,
5年前
, 11F
08/28 13:24, 11F
推
08/28 13:24,
5年前
, 12F
08/28 13:24, 12F
→
08/28 13:24,
5年前
, 13F
08/28 13:24, 13F
→
08/28 13:26,
5年前
, 14F
08/28 13:26, 14F
推
08/28 13:32,
5年前
, 15F
08/28 13:32, 15F
噓
08/28 14:11,
5年前
, 16F
08/28 14:11, 16F
→
08/28 15:09,
5年前
, 17F
08/28 15:09, 17F
→
08/28 15:35,
5年前
, 18F
08/28 15:35, 18F
推
08/28 15:45,
5年前
, 19F
08/28 15:45, 19F
推
08/28 15:48,
5年前
, 20F
08/28 15:48, 20F
→
08/28 15:48,
5年前
, 21F
08/28 15:48, 21F
→
08/28 15:59,
5年前
, 22F
08/28 15:59, 22F
→
08/28 16:02,
5年前
, 23F
08/28 16:02, 23F
推
08/28 16:36,
5年前
, 24F
08/28 16:36, 24F
噓
08/28 19:13,
5年前
, 25F
08/28 19:13, 25F
推
08/28 19:31,
5年前
, 26F
08/28 19:31, 26F
推
08/28 20:37,
5年前
, 27F
08/28 20:37, 27F
推
08/29 01:09,
5年前
, 28F
08/29 01:09, 28F
推
09/03 17:32,
5年前
, 29F
09/03 17:32, 29F