[理工] [計組] 98交大資工
Assume virtually addressed cache is used, is it possible to have TLB miss, but
page table and cache hit for a data access? Please explain you answer.
--
高銘解答:不可能,因為virtually addressed cache是將TLB從資料路徑移開,即不需要
存取TLB以降低存取延遲時間。因此不可能在TLB miss而page hit且cache hit。
--
張凡解答:可能,when data is in both cache and memory and mapping in page table
,but not in TLB.
所以這題到底是possible還是impossible..?
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 114.39.4.244
推
02/04 22:42, , 1F
02/04 22:42, 1F
推
02/05 00:14, , 2F
02/05 00:14, 2F
→
02/05 11:49, , 3F
02/05 11:49, 3F
→
02/05 11:55, , 4F
02/05 11:55, 4F
→
02/05 11:55, , 5F
02/05 11:55, 5F
→
02/05 11:58, , 6F
02/05 11:58, 6F
→
02/05 12:14, , 7F
02/05 12:14, 7F
→
02/05 14:07, , 8F
02/05 14:07, 8F
→
02/06 00:28, , 9F
02/06 00:28, 9F
→
02/06 00:31, , 10F
02/06 00:31, 10F
→
02/06 07:20, , 11F
02/06 07:20, 11F
→
02/06 07:20, , 12F
02/06 07:20, 12F
→
02/06 07:20, , 13F
02/06 07:20, 13F
→
09/11 14:12, , 14F
09/11 14:12, 14F
討論串 (同標題文章)