[理工] [計組]-cache
大同資工97計組
A computer system has L1 and L2 caches. The local hit rates of L1 and L2
are 95% and 80%,respectively. The miss penalties are 8 and 60 cycles.
Assuming a CPI of 1.2 without any cache miss and average of1.1 memory
access per instruction, what is the effect CPI after cache missses are
factored in ?
我列的式子
CPI= 0.95*1.2+0.05*0.8(1.2+8)+0.05*0.2(1.2+8+60)
題目給的1.1我不知到要怎麼用上= =?
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 122.124.200.154
→
02/15 15:21, , 1F
02/15 15:21, 1F
→
02/15 15:24, , 2F
02/15 15:24, 2F
→
02/15 15:27, , 3F
02/15 15:27, 3F
→
02/15 16:16, , 4F
02/15 16:16, 4F
→
02/15 16:17, , 5F
02/15 16:17, 5F
推
02/15 16:19, , 6F
02/15 16:19, 6F
→
02/15 16:21, , 7F
02/15 16:21, 7F
→
02/15 16:26, , 8F
02/15 16:26, 8F
→
02/15 16:33, , 9F
02/15 16:33, 9F
→
02/15 16:33, , 10F
02/15 16:33, 10F
→
02/15 16:33, , 11F
02/15 16:33, 11F
討論串 (同標題文章)
完整討論串 (本文為第 2 之 2 篇):
理工
1
11