Re: [Multicore] Homework #1, Due Next Wednesday …
※ 引述《enswin ()》之銘言：
: 第一題就交給我找資料了(目前我最閒XD)
: 2、3你們再協調吧!
: 有問題隨時回報到板上討論!
: ===========
: The purpose of this homework is to review first two chapters and have you
: survey the systems on the market. Please complete the following exercises on
: paper with handwriting and drawing.
: 1.
: (50%) For each of the following three multicore processors: (a) Intel Core 2
: Quad 6600 (b) Sun UltraSPARC T2 and (c) IBM Cell,
: a.
: (15%) Sketch diagrams to show the CPU/cache/memory architecture.
http://davinci.mc.ntu.edu.tw/hw1
: b.
: (15%) Describe the interconnect between processor cores and memory. What is
: the bandwidth for the interconnect?
Intel C2D
SUN T2 60+ GB/sec
IBM CELL 25.6GB/sec
: c.
: (20%) Describe the cache coherence mechanism, and explain the reasons behind
: its design.
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 140.112.137.215
※ 編輯: makaba 來自: 140.119.162.50 (11/07 23:19)
討論串 (同標題文章)
完整討論串 (本文為第 1 之 4 篇)：