[理工] [計組] 管線

看板Grad-ProbAsk作者 (jimmy)時間13年前 (2011/02/19 18:57), 編輯推噓0(001)
留言1則, 1人參與, 最新討論串2/3 (看更多)
In a CPU with five stage pipeline,the time period of one stage is of 25ns and the time period of the latch is of 15ns.If 100 instructions are executed, what is the speedup of this CPU to a traditional non-pipelined CPU? 請問這題要怎麼算? 感謝~ -- ※ 發信站: 批踢踢實業坊(ptt.cc) ◆ From: 220.143.25.41

02/19 19:25, , 1F
不曉得latch所花的時間是和下一stage借來的,還是要獨立算
02/19 19:25, 1F
文章代碼(AID): #1DNw83by (Grad-ProbAsk)
文章代碼(AID): #1DNw83by (Grad-ProbAsk)