[理工] 計組 是否需兩個register file
Single Cycle的 MIPS processor
Because the register file is both read and written on the same clock cycle
,any MIPS datapath using edge-triggered writes must have more than one copy
of the register file
上面這句話是對還是錯呢
謝謝!
--
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 140.113.244.26
→
02/12 02:29, , 1F
02/12 02:29, 1F
→
02/12 02:29, , 2F
02/12 02:29, 2F
推
02/12 03:05, , 3F
02/12 03:05, 3F
→
02/12 10:49, , 4F
02/12 10:49, 4F
→
02/12 10:50, , 5F
02/12 10:50, 5F
→
02/12 10:50, , 6F
02/12 10:50, 6F
→
02/12 11:49, , 7F
02/12 11:49, 7F
→
02/12 11:50, , 8F
02/12 11:50, 8F
→
02/12 11:50, , 9F
02/12 11:50, 9F
→
02/12 12:39, , 10F
02/12 12:39, 10F
→
02/12 12:39, , 11F
02/12 12:39, 11F
→
02/12 12:54, , 12F
02/12 12:54, 12F
→
02/12 12:54, , 13F
02/12 12:54, 13F
→
02/12 12:55, , 14F
02/12 12:55, 14F
→
09/11 14:14, , 15F
09/11 14:14, 15F