[徵才] IC Package Substrate Layout Design Eng
Job Description
1 IC package substrate design and layout
1.1 Package type includes flip-chip and wirebond. Single die design and multi
-die design
1.2 Substrate layer count from 2 layers to 20+ layers. Preferred experience is
at least 4 layers (1-2-1)
1.3 "High-speed (DDR, SerDes, PCIe...) signal routing optimization"
1.4 Good knowledge in substrate layout design rules and package assembly desig
n rules
2 Chip-Package-PCB co-design
2.1 Review die bump assignment and BGA ball assignment to provide suggestions
to optimize the design
3 Other assignments and tasks
3.1 Project management
3.2 Operation assistance
Requirements:
1 "Enthusiastic, proactive, and responsible. Has integrity"
2 At least 3-year working experience on IC package substrate layout
3 Hands-on experience using Cadence Allegro Package Designer (APD)
4 A bachelor degree or above in science or engineering is preferred. Outstandi
ng candidate without a college degree will be considered
Company Offers
1 Competitive salary and bonus
2 Unlimited career growth opportunity in company
3 Annual vacation allowance
Working Hours: Monday - Friday. 8:30AM - 17:30PM with 15 minutes flexibility
"Working Location: Jingmei, Taipei"
Monthly salary: NTD50K - NTD100K
Please send your resume directly to: julia.lin@sarcina-tech.com
Company website: sarcinatech.com
--
※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 114.136.41.187
※ 文章網址: https://www.ptt.cc/bbs/Tech_Job/M.1555742271.A.73B.html
推
04/20 21:15,
6年前
, 1F
04/20 21:15, 1F
→
04/20 22:12,
6年前
, 2F
04/20 22:12, 2F
推
04/20 22:24,
6年前
, 3F
04/20 22:24, 3F
推
04/21 00:26,
6年前
, 4F
04/21 00:26, 4F
推
04/21 01:52,
6年前
, 5F
04/21 01:52, 5F
推
04/21 08:25,
6年前
, 6F
04/21 08:25, 6F
推
04/21 09:02,
6年前
, 7F
04/21 09:02, 7F
→
04/21 11:00,
6年前
, 8F
04/21 11:00, 8F
→
04/21 11:14,
6年前
, 9F
04/21 11:14, 9F
→
04/21 11:15,
6年前
, 10F
04/21 11:15, 10F
推
04/21 11:44,
6年前
, 11F
04/21 11:44, 11F
推
04/21 13:16,
6年前
, 12F
04/21 13:16, 12F
→
04/21 21:03,
6年前
, 13F
04/21 21:03, 13F