[北美] Intel PSG (Altera) 徵entry level DV

看板Oversea_Job作者TripleC時間6年前 (2018/03/03 10:26)推噓6(6推 0噓 2→)

留言8則, 8人參與討論串1/1

隔壁經理要我再來貼一次... 歡迎即將畢業或剛畢業的EE同學們來應徵吧... 有點SystemVerilog, Verilog, 電路的基礎就可以丟了地點是San Jose, CA OPT可意者請站內信 Responsibilities may include, but are not limited to: · Partake in definition, design, verification, and documentation for SoC System on a Chip development. · Participate in architecture design, logic design, and system simulation. · Defines module interfaces/formats for simulation. · Performs Logic design for integration of cell libraries, functional units and subsystems into SoC full chip designs. · Register transfer level coding, and simulation for SoCs. · Contributes to the development of multidimensional designs involving the layout of complex integrated circuits. · Performs all aspects of the SoC design flow from high-level design to synthesis, place and route, timing and power to create a design database that is ready for manufacturing. · Analyzes equipment to establish operation infrastructure, conducts experimental tests, and evaluates results. · May also review vendor capability to support development. You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Relevant experience can be obtained through school work, classes and project work, internships, military training, and/ or work experience. This is an entry level position and will be compensated accordingly. Minimum Requirements: · The candidate must possess a MS Degree in Electrical Engineering or equivalent Minimum 3 months experience in the following: · Integrating IPs and cross-functioning with IP teams · Hardware design, design verification, timing analysis, clock domain crossing, and lint. Preferred Qualifications: · Knowledge of memory system design DDR4/DDR5/LPDDRx · Knowledge of analog/mixed signal simulations SPICE/AMS · Synthesis and Timing Closure flows, especially industry tools such as Design Compiler and PrimeTime. · Comfortable with scripting languages such as Perl,TCL -- ※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 73.92.113.80 ※ 文章網址: https://www.ptt.cc/bbs/Oversea_Job/M.1520043993.A.F6A.html

推

baoerking

03/03 12:54, 6年前 , 1^F

03/03 12:54, 1^F

推

phoenixrace

03/03 14:31, 6年前 , 2^F

03/03 14:31, 2^F

推

ggggggh

03/03 15:34, 6年前 , 3^F

03/03 15:34, 3^F