[北美] Job open: Design Verification Engr
請在美國當地的朋友寄email來就可以了
從台灣寄來的除非你本人正在美國
不然我老闆應該是不會出國際機票的
Job Title
Design Verification Engineer – Entry Level
Job Description
In this position, the individual will participate in the logic design
and verification of NAND Flash memory products.
Main responsibilities include:
- Development of SystemVerilog TestBench for NAND Flash chips
- Full-chip verification on Flash memory projects with SVTB.
Other responsibilities include:
- Support of SystemVerilog Assertion
- Behavioral modeling in SystemC and C++
- Support of design and verification methodology enhancements
Job Qualification:
Recent or Dec. 2011 graduation with one of following qualifications:
- MS EE with logic design Verilog RTL focus; as well as C++ knowledge
- MS CS/CE with strong C++ skills; as well as knowledge in Verilog &
logic design
Job Location Milpitas, CA
SanDisk Corporation
SanDisk is the world's largest supplier of innovative flash memory data
storage products and we offers a highly competitive compensation package
and great benefits, which include Stock Options, ESPP, matched 401 (K),
comprehensive insurance and tuition reimbursement.
SanDisk is an equal opportunity employer.
please email your resume to:
chih-hao.yu@sandisk.com
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 63.163.107.100
推
11/04 10:47, , 1F
11/04 10:47, 1F
→
11/04 12:01, , 2F
11/04 12:01, 2F
→
11/04 13:29, , 3F
11/04 13:29, 3F
推
11/04 14:04, , 4F
11/04 14:04, 4F
→
11/05 01:15, , 5F
11/05 01:15, 5F
推
11/05 03:35, , 6F
11/05 03:35, 6F
→
11/05 05:18, , 7F
11/05 05:18, 7F
→
11/05 10:01, , 8F
11/05 10:01, 8F