[理工] 計組99交大資聯 Datapath問題
In a single-cycle datapath design of MIPS architecture, which of the following description is correct?
(a) The data flow of R-type instructions does not go through the data ememory.
(b) The data flow of SW goes through all components in a clock cycle.
(c) The data flow of LW goes through all components at most once in a clock cycle.
(d) The data flow of J-type instructions goes through all components.
答案: (a) (b)
想問(b)，SW的data flow如下圖
https://imgur.com/YchMDiA
沒有經過branch的那個adder，那這樣應該就不是go through "all" components了吧?
另外想請問(c)錯是因為把data從Memory write back回Register File，這樣就會經過Register File"第二次"，所以"at most once"是錯的，這樣子嗎?
圖片來源:
https://image.slidesharecdn.com/lec-12-15mipsinstructionsetprocessor-150916045626-lva1-app6892/95/lec-1215-mips-instruction-set-processor-24-638.jpg?cb=1442379456
--
※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 111.255.112.228
※ 文章網址: https://www.ptt.cc/bbs/Grad-ProbAsk/M.1504765765.A.BEB.html
※ 編輯: clonsey1314 (111.255.112.228), 09/07/2017 14:30:46
※ 編輯: clonsey1314 (111.255.112.228), 09/07/2017 14:34:33
推
09/07 14:38, , 1F
09/07 14:38, 1F
→
09/07 14:38, , 2F
09/07 14:38, 2F
→
09/07 14:51, , 3F
09/07 14:51, 3F