[理工] 計算機組織 記憶體 寫穿/寫回 bandwidth
張凡下冊 88頁練習題
T/F
(d) A write-though cache typically requires less bus bandwidth than
a write-back cache .
答案是：False. It is the other way round.
請問各位大大這個答案的解釋是什麼意思呢？
一次寫回不是可以寫完整的word嘛，若是寫穿的話每改動一個bit都要寫回，
頻寬不是相對較低呢？是因為寫穿＋緩衝的bandwidth大於write-back呢？
不太懂答案的意思。
另外想問，資結該做哪些題目呢？洪逸的課本還是題庫本？還是直接幹題目呢？
謝謝大家
--
※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 111.240.20.164
※ 文章網址: https://www.ptt.cc/bbs/Grad-ProbAsk/M.1478877234.A.DB9.html
→
11/11 23:38, , 1F
11/11 23:38, 1F
→
11/11 23:39, , 2F
11/11 23:39, 2F
→
11/11 23:40, , 3F
11/11 23:40, 3F
→
11/11 23:41, , 4F
11/11 23:41, 4F
→
11/11 23:41, , 5F
11/11 23:41, 5F
原來如此 我記成寬度了
→
11/11 23:43, , 6F
11/11 23:43, 6F
→
11/11 23:44, , 7F
11/11 23:44, 7F
→
11/11 23:44, , 8F
11/11 23:44, 8F
原來如此 謝謝！！
※ 編輯: newpuma (111.240.20.164), 11/11/2016 23:49:50
→
11/12 09:40, , 9F
11/12 09:40, 9F
→
11/12 09:40, , 10F
11/12 09:40, 10F
推
11/12 10:59, , 11F
11/12 10:59, 11F
→
11/12 10:59, , 12F
11/12 10:59, 12F
→
11/12 11:14, , 13F
11/12 11:14, 13F
→
11/12 11:15, , 14F
11/12 11:15, 14F
→
11/12 11:16, , 15F
11/12 11:16, 15F
→
11/12 11:20, , 16F
11/12 11:20, 16F
→
11/12 11:21, , 17F
11/12 11:21, 17F