[理工] [計組] Memory
想請問一下這題: http://imgur.com/a/vwmfX
請問該如何看 bank 已經忙完了ㄋ?
是要隔夠久嗎? 還是@@?
還有這題: http://imgur.com/a/kRWL2
TKB張凡是直接講說 先不計較 cache hit latency
但他後來也沒有回來講
我的理解是 hit time 比起 miss penatly 小很多
所以可以忽略
但題目有給 hit latency 考試的時候應該算進去嗎?
還是這邊有什麼特殊的原因?
謝謝
--
※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 220.132.251.85
※ 文章網址: https://www.ptt.cc/bbs/Grad-ProbAsk/M.1474906924.A.A0C.html
→
09/27 01:16, , 1F
09/27 01:16, 1F

→
09/27 01:30, , 2F
09/27 01:30, 2F
→
09/27 01:30, , 3F
09/27 01:30, 3F
→
09/27 01:30, , 4F
09/27 01:30, 4F
→
09/27 01:30, , 5F
09/27 01:30, 5F
→
09/27 01:30, , 6F
09/27 01:30, 6F
→
09/27 01:30, , 7F
09/27 01:30, 7F
這邊我不太懂的地方就是 既然 bus 頻寬沒有增加
為什麼要等滿了或產生 conflict 才送呢?
上一題的(3)是一次讀一個block (4個bank同時各讀一個word) 我沒有意見
但這個各個 bank 各讀各的 word
讀到一個就應該趕快送一個才對吧?
→
09/27 01:35, , 8F
09/27 01:35, 8F
→
09/27 01:35, , 9F
09/27 01:35, 9F
→
09/27 01:35, , 10F
09/27 01:35, 10F
→
09/27 01:35, , 11F
09/27 01:35, 11F
→
09/27 01:35, , 12F
09/27 01:35, 12F
推
09/27 01:43, , 13F
09/27 01:43, 13F
→
09/27 01:44, , 14F
09/27 01:44, 14F
喔喔ㄛ喔,但應該說 CPI = 1 的情況本身就包含 hit latency 吧?
perfect memory system 指的應該是全部都 hit?
→
09/27 01:57, , 15F
09/27 01:57, 15F
→
09/27 01:57, , 16F
09/27 01:57, 16F
→
09/27 01:57, , 17F
09/27 01:57, 17F
→
09/27 01:57, , 18F
09/27 01:57, 18F
→
09/27 01:57, , 19F
09/27 01:57, 19F
→
09/27 01:57, , 20F
09/27 01:57, 20F
→
09/27 01:57, , 21F
09/27 01:57, 21F
→
09/27 01:57, , 22F
09/27 01:57, 22F
→
09/27 01:57, , 23F
09/27 01:57, 23F
原來如此,那我大概知道題意想說什麼惹
謝謝!
→
09/27 02:20, , 24F
09/27 02:20, 24F
推
09/27 08:53, , 25F
09/27 08:53, 25F