[理工] 計組 pipeline觀念
Trying to allow some instructions to take fewer cycles does not help, since th
e throughput is determined by clock cycle; the number of pipe stages per instr
uction affects latency, not throughput.
第一段話了解，意思應該是每個clock cycle會完成一個指令
讓某些指令走少一些cycle對throughput沒有幫助
分號後那一段覺得不通
Pipeline的stage數，切的數目好壞，有的可能讓latency變更長
這樣throughput不是也會變差嗎？
謝謝！
--
※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 101.14.43.144
※ 文章網址: https://www.ptt.cc/bbs/Grad-ProbAsk/M.1422869512.A.48A.html
推
02/02 17:39, , 1F
02/02 17:39, 1F
→
02/02 17:39, , 2F
02/02 17:39, 2F
推
02/02 17:41, , 3F
02/02 17:41, 3F
→
02/02 17:57, , 4F
02/02 17:57, 4F