[計組] 成大 記憶體
是非題
1.( )A TLB miss can result in a TLB exception.
請問TLB miss 和 TLB exception 不一樣嗎?
2.( )For a fixed size cache memory, the larger the line size is the smaller
the tag memory the cache uses.
我推出來tag的bit數會變多.........請問我的推導有錯嗎?
http://ppt.cc/BzhT
3.( )Virtual memory technique treats part of the main memory as a fully-set
associative write-back cache for program execution.
他把MEM當成是Hard Ware的cache,而且是用fully的方式降低miss rate、用write-back,
避免寫入HD太花時間
4.( )Using virtual memory technique can improve process protection.
Virtual MEM 可以改善保護程式的執行? 不是 Virtual Machine才能保護程式嗎?
我在課本上有查到類似的字眼,不知道是不是這個意思
http://ppt.cc/fXg5
5.( )If the valid bit for a virtual address is off, a page fault occurs.
請問virtual address 有valid bit嗎? 不是 page table 才有嗎? ....
還是他的意思就是拿virtual address 存取 page table?
6.( )For a two-way set associative cache, two cache blocks are indexed at the
same time.
她這邊的indexed是指「索引」當動詞的意思嗎?
以上答案都是O(YES!)
求解答 謝謝
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 115.80.48.206
推
02/05 08:00, , 1F
02/05 08:00, 1F
→
02/05 08:00, , 2F
02/05 08:00, 2F
→
02/05 08:00, , 3F
02/05 08:00, 3F
原來是這樣!!! 好神喔
那會造成這樣的結果是不是因為「變動量」不成比例呀?
當block變大2倍
總tag數 = (tag bit數[只+1]) x (cache block數[卻÷2])
→
02/05 08:01, , 4F
02/05 08:01, 4F
因為各自process 有各自的virtual space嗎
→
02/05 08:02, , 5F
02/05 08:02, 5F
"被" .... beV+p.p. 被動,嗯...哈哈 XD
→
02/05 08:03, , 6F
02/05 08:03, 6F
謝謝A大這麼熱心的幫忙 >///<
→
02/05 23:27, , 7F
02/05 23:27, 7F
啊!對齁,突然混掉了...
※ 編輯: ambri 來自: 175.96.244.66 (02/05 23:35)
→
02/06 11:02, , 8F
02/06 11:02, 8F
→
02/06 11:03, , 9F
02/06 11:03, 9F
→
02/06 11:09, , 10F
02/06 11:09, 10F
啊對齁!你說對了!!
tag index offset
----│-----------------│------------ [原來]
tag index (-1) offset(+1)
----│--------------│--------------- [block變兩倍]
一來一往剛好抵銷,單個entry tag bit數不變
→
02/06 11:40, , 11F
02/06 11:40, 11F
→
02/06 11:41, , 12F
02/06 11:41, 12F
→
02/06 11:42, , 13F
02/06 11:42, 13F
→
02/06 11:43, , 14F
02/06 11:43, 14F
→
02/06 11:46, , 15F
02/06 11:46, 15F
→
02/06 11:49, , 16F
02/06 11:49, 16F
YA
→
02/06 11:52, , 17F
02/06 11:52, 17F
→
02/06 11:53, , 18F
02/06 11:53, 18F
→
02/06 11:57, , 19F
02/06 11:57, 19F
→
02/06 12:00, , 20F
02/06 12:00, 20F
→
02/06 12:09, , 21F
02/06 12:09, 21F
原來TLB exception是這個意思,總算有點頭緒了
你好會解釋喔 >//< 看完你的說明 等於又把觀念釐清一次 真是感激不盡
※ 編輯: ambri 來自: 175.96.246.205 (02/06 23:18)