[理工] 計組
看板Grad-ProbAsk作者naoh810322 (uniqlong)時間10年前 (2014/01/28 23:41)推噓6(6推 0噓 14→)留言20則, 3人參與討論串11/27 (看更多)
在五個stage下的pipeline且具 forwarding,lw後面接lw or sw且rs欄位相同,例
lw s0 4(t0)
sw s0 16(t0)
需停一個clock?
是或否呢?為什麼?
--
Sent from my Android
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 101.8.129.60
推
01/28 23:46, , 1F
01/28 23:46, 1F
→
01/28 23:47, , 2F
01/28 23:47, 2F
推
01/28 23:48, , 3F
01/28 23:48, 3F
推
01/28 23:49, , 4F
01/28 23:49, 4F
→
01/28 23:50, , 5F
01/28 23:50, 5F
→
01/28 23:51, , 6F
01/28 23:51, 6F
→
01/28 23:51, , 7F
01/28 23:51, 7F
→
01/28 23:51, , 8F
01/28 23:51, 8F
→
01/28 23:52, , 9F
01/28 23:52, 9F
推
01/28 23:53, , 10F
01/28 23:53, 10F
→
01/28 23:54, , 11F
01/28 23:54, 11F
推
01/29 00:00, , 12F
01/29 00:00, 12F
→
01/29 00:10, , 13F
01/29 00:10, 13F
→
01/29 00:10, , 14F
01/29 00:10, 14F
推
01/29 00:19, , 15F
01/29 00:19, 15F
→
01/29 00:19, , 16F
01/29 00:19, 16F
→
01/29 00:20, , 17F
01/29 00:20, 17F
→
01/29 00:21, , 18F
01/29 00:21, 18F
→
01/29 00:22, , 19F
01/29 00:22, 19F
→
01/29 07:00, , 20F
01/29 07:00, 20F
討論串 (同標題文章)