[理工] [計組]multicycle cycle time
Compare the performance for single-cycle, and multicycle control by the average
instruction time using the following instruction frequencies(25% loads, 10%
stores, 11% branches, 2% jumps, and 52% ALU instructions) and functional unit
times(200 ps for memory access, 100 ps for ALU operations, and 50 ps for
register file read or write).
Now the memory access became 2 clock cycle long. Find the relative performance
of the single-cycle and multicycle designs by the average instruction time as
described above.
我的問題是
解答中
multicycle:
load 7 clock
store 6 clock
branch 4 clock
jump 4 clock
ALU 5 clock
cycle time=max{100ps,100ps,50ps,100ps}=100ps
﹨ ∕
﹨ ∕
200ps
為什麼200ps要被拆成2個100??(想必跟memory access變成2個clock有關)
但是為什麼呢??
有請高手幫解惑!!!
鋼溫!!
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 223.142.236.102
推
12/25 00:43, , 1F
12/25 00:43, 1F
→
12/25 00:44, , 2F
12/25 00:44, 2F
→
12/25 20:31, , 3F
12/25 20:31, 3F