[理工] 計組失誤代價..
Assume an instruction cache miss rate for a program A of 1%,
and data cache miss rate of 5%, If a machine has CPI of 2 without any
memory stall, and the miss penalty is 50 cycles for all, misses,
determine how much faster a machine would run with a perfect cache that
never missed. Assume the frequency of load and store in program A is 30%.
答案上面寫著
instruction miss cycle: I * 1% * 500 = 5I
data miss cycle : I *30% * 5% *500 = 7.5I
..............
我是想問 哪裡來的500? 上面只有50耶
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 118.170.95.41
推
04/17 19:35, , 1F
04/17 19:35, 1F
→
04/17 19:58, , 2F
04/17 19:58, 2F