[理工] 邏輯設計的問題
Design a timing circuit which provides an output signal
that stays on for exactly eight clock cycles.A start signal sends
the output to the 1 state, and after eight clock cycles the signal
returns to the 0 state.
有人知道這題的邏輯電路怎麼畫嗎?? 感謝..
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 118.166.170.43