[問題] limiting amplifier offset and jitter
大家好,小弟有個觀念想和大家討論,假設一個limiting amplifier input signal rising
time = 210ps/480mV, output rising time = 100ps/480mV, dc gain = 6(v/v),
假設limiting amplifier 的 input referred offset = 10mV, 則output offset =
10mV*6 = 60mV, 則推算input referred offset和 output offset對jitter 的影響量
分別為 4.37ps和 12.5ps, 請問大家這樣算有問題嗎? 還有為何對jitter的影響量從
input 和 output 看會不一樣? 麻煩大家糾正我了,謝謝!!
--
←─人渣 │ ╭─ 末│ ０１：１８ＡＭ
←─廢物 ↖ │ ┌┴┐ 不班│ ◣◣◢◢ 好～只剩一筆
←─沒三小路用 ╲ ↖ │ /︶\ 開會車│ ▄▁▂▁_ ▄ｉｓｓｕｅ了！
╱/, ←─智障 蠢 \ /│ / ˊ▼ 走已 │`◥ ●● ▲◤' ◆> ▊◣
|||── 噗滋 ←─ ←■ │ / ╴▼ 了經 │ ◢▲\■/◤ ◥ ◆▲▊█
--
※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 60.248.26.247
※ 文章網址: https://www.ptt.cc/bbs/Electronics/M.1426471398.A.819.html
※ 編輯: Clemens71 (60.248.26.247), 03/16/2015 14:23:46
推
03/16 23:57, , 1F
03/16 23:57, 1F
→
03/17 00:26, , 2F
03/17 00:26, 2F
推
03/18 09:45, , 3F
03/18 09:45, 3F
推
03/18 13:52, , 4F
03/18 13:52, 4F
推
03/18 13:58, , 5F
03/18 13:58, 5F
→
03/18 13:59, , 6F
03/18 13:59, 6F
推
03/18 14:07, , 7F
03/18 14:07, 7F
推
03/18 14:12, , 8F
03/18 14:12, 8F
→
03/18 14:33, , 9F
03/18 14:33, 9F