[問題]關於某篇文章設計capless LDO 的 PMOS
各位先進們
請問有誰拜讀過Robert J. Milliken 在 IEEE Transaction on circuit and system
在2007年"Full on-chip CMOS Low-Dropout Voltage Regulator",在文章的後面Table3
提到pass transistor 設計的尺寸W/L=4000 且只要流過10uA就可以得到Gmp=3.2mA/V
以及CGS=100pF CGD=26pF ‧我是使用hspice模擬單顆電晶體,發現至少需要Id=100uA
以上的電流才可以得到Gmp=mV/A等級的大小,還是我誤解他的意思,請各位先進指教一下
感謝
--
※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 61.227.201.35
※ 文章網址: http://www.ptt.cc/bbs/Electronics/M.1405242681.A.7BA.html
推
07/13 17:14, , 1F
07/13 17:14, 1F
→
07/13 17:14, , 2F
07/13 17:14, 2F
→
07/13 17:15, , 3F
07/13 17:15, 3F
推
07/13 23:04, , 4F
07/13 23:04, 4F
→
07/13 23:04, , 5F
07/13 23:04, 5F
→
07/13 23:05, , 6F
07/13 23:05, 6F
→
07/13 23:05, , 7F
07/13 23:05, 7F
→
07/13 23:06, , 8F
07/13 23:06, 8F
→
07/13 23:15, , 9F
07/13 23:15, 9F
→
07/13 23:16, , 10F
07/13 23:16, 10F
→
07/13 23:17, , 11F
07/13 23:17, 11F
→
07/13 23:18, , 12F
07/13 23:18, 12F
→
07/13 23:26, , 13F
07/13 23:26, 13F

→
07/13 23:27, , 14F
07/13 23:27, 14F

推
07/14 08:54, , 15F
07/14 08:54, 15F
→
07/14 08:54, , 16F
07/14 08:54, 16F
→
07/14 08:57, , 17F
07/14 08:57, 17F
→
07/14 08:57, , 18F
07/14 08:57, 18F
→
07/14 08:58, , 19F
07/14 08:58, 19F
→
07/14 08:58, , 20F
07/14 08:58, 20F
→
07/14 08:59, , 21F
07/14 08:59, 21F
→
07/14 09:06, , 22F
07/14 09:06, 22F
→
07/14 09:08, , 23F
07/14 09:08, 23F
→
07/14 09:10, , 24F
07/14 09:10, 24F
→
07/14 09:11, , 25F
07/14 09:11, 25F
推
07/14 12:48, , 26F
07/14 12:48, 26F
推
07/14 21:21, , 27F
07/14 21:21, 27F
→
07/14 21:22, , 28F
07/14 21:22, 28F
→
07/14 21:22, , 29F
07/14 21:22, 29F