[問題] verilog的warning
Warning: Latch money_0[1] has unsafe behavior
Warning: Ports D and ENA on the latch are fed by the same signal state[1]
我的程式一值跑出的這種警告,而我reg [3:0]money_0這變數,在波型圖中
也一直跑不出值,請問這警告代表什麼意思? 懇請各位神人指教
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 114.42.210.93
推
01/23 09:46, , 1F
01/23 09:46, 1F